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2Scaling Theory of Electrically Doped 2D Transistors
Hesameddin Ilatikhameneh, Gerhard Klimeck, Joerg Appenzeller, and Rajib Rahman
Abstract—In this letter, it is shown that the existing scaling
theories for chemically doped transistors cannot be applied to
the novel class of electrically doped 2D transistors and the
concept of equivalent oxide thickness (EOT) is not applicable
anymore. Hence, a novel scaling theory is developed based on
analytic solutions of the 2D Poisson equation. Full band atomistic
quantum transport simulations verify the theory and show that
the critical design parameters are the physical oxide thickness
and distance between the gates. Accordingly, the most optimized
electrically doped devices are those with the smallest spacing
between the gates and the thinnest oxide, and not the smallest
EOT.
Index Terms—2D FETs, electrical doping, scaling theory.
I. INTRODUCTION
Ultra-thin channels are crucial in aggressively scaled field-
effect transistors (FETs) and in tunnel FETs (TFETs) for better
gate control and higher performance [1]–[3]. The emergence
of a novel class of 2D semiconducting materials such as phos-
phorene, silicine, and transition metal dichalcogenides (TMDs)
has enabled the possibility of atomically thin channels in
transistors [4], [5]. For example, monolayer MoS2 transistors
are shown to outperform Si FETs by a factor of 3 in terms
of on-current and on/off ratio in 5nm channels [6]. Moreover,
2D homojunction TMD TFETs can potentially provide high
on-currents compared to other TFETs [7]. However, to operate
as TFETs, these materials need to be highly doped to realize
tunnel junctions with high internal electric fields [7]. Electrical
doping methods wherein pn junction like band profiles are
realized with multiple gates are both promising and the cur-
rently dominant doping method in 2D material transistors [8],
[9]. Electrical doping also eradicates the deleterious effects of
chemical doping in TFETs in which dopant states in the band
gap can increase the off-currents [10].
Despite the large interest in electrically doped 2D devices
and their promise for future electronics, there is no design
guideline for these devices. The well-known scaling theory
[11], [12] can be used in conventional transistors to quantify
the effect of gate control on the electric field at the junctions
[13]. However, atomistic simulations show that this theory
fails to explain the behavior of electrically doped 2D material
transistors correctly. According to the conventional scaling the-
ory, devices with similar equivalent oxide thicknesses (EOT)
have similar scaling length, potential profile, and performance.
However, simulations of WSe2 TFET reveal that the devices
with the same EOT but different oxide thicknesses can result
in more than 3 orders of magnitude change in on-current.
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In this work, a novel scaling theory is developed to help with
the design optimization of electrically doped devices for the
first time. The scaling length (λ) of conventional FETs (λold)
and electrically doped devices (λnew) are compared in (1) and
(2). According to the new scaling theory, high-k dielectrics
are not necessarily favorable in electrically doped devices, but
ultra-thin oxides with large band gaps to suppress the gate
leakage are. Given the interest in 2D transistors, the theory
presented here shows that a change in the design principles
is needed when TFETs are electrically doped. Notice that this
reduced impact of the EOT is essentially due to the presence
of fringing fields and it is not limited to 2D devices only. In
the devices in which fringing fields are strong the impact of
the oxide dielectric constant reduces [14].
λold ≈
√
1
2
tox
ox
chtch(1 +
ox
tox
tch
4ch
) = f(EOT ) (1)
λnew ≈ 2tox + S/4
pi
= f(tox) (2)
Here, S is the distance between the gates, ch, and ox are the
dielectric constants of channel and oxide respectively, whereas
tch, and tox are their thicknesses.
First, full-band quantum transport simulations are performed
on a monolayer 2D TMD WSe2 homojunction TFET in
Section III to show the critical design parameters involved
in electrical doping. Based on the simulation results, the in-
adequacies of the original scaling theory are then highlighted,
and a new analytical theory is developed in Section IV.
II. SIMULATION DETAILS
The atomistic quantum transport simulations use a sp3d5
2nd nearest neighbor tight-binding model and a self-consistent
Poisson-NEGF (Non-equilibirum Green’s Function) method.
Neumann boundary conditions are used for the Poisson equa-
tion at the source and drain boundaries and the source and
drain contact voltages determine the Fermi levels of the
contacts. The details of the models and the methods can be
found in [7]. The material properties of monolayer WSe2
are listed in Table I. The simulated monolayer WSe2 TFET
assumes a structure shown in Fig. 1a. Each gate has a length
of 13nm, with the gate spacing S assumed to be zero unless
otherwise stated. An electrically doped pn junction can be
created in this structure by applying biases of opposite polarity
in the two gates. A source-drain voltage VDS of 1V is used
throughout, and the relative dielectric constant and physical
oxide thickness are set to 20 and 1.66nm respectively unless
mentioned otherwise. The total thickness of the device (the
distance between the top and bottom gates shown as Ttot in
Fig. 1a) equals 4nm by default, including the body thickness of
monolayer WSe2 (≈0.67nm). All of the transport simulations
have been performed with the simulation tool NEMO5 [15].
3TABLE I: WSe2 material properties: band gap (Eg), electron
and hole effective masses (m∗e and m
∗
h), and in-plane and out-
of-plane relative dielectric constants (inr and 
out
r ) [16].
Parameters Eg [eV] m∗e [m0] m∗h [m0] 
in
r 
out
r
WSe2 1.56 0.36 0.5 4.5 2.9
(a)
(b) (c)
Fig. 1: a) Physical structure of an electrically doped mono-
layer WSe2 TFET with left and right oxide lengths of 13nm.
VGate2 is fixed to 1V. b) Transfer characteristics of the TFET
with Ttot = 6.7nm and ox = 11 as reference (black line),
with Ttot = 6.7nm and ox = 20 (red squares), and with
Ttot = 4nm and ox = 11 (blue circles), c) On-current of the
TFET with gate spacing S.
III. SIMULATION RESULTS
Fig. 1b shows the transfer characteristics of an electrically
doped TFET. Notice that the tunneling transmission depends
exponentially on the electric field at the tunnel junction and
a small variation in the electric field makes a large difference
in the on-current. The I-V curve labeled as reference belongs
to a Ttot of 6.7nm and ox of 11. There are two ways to
decrease EOT: 1) increase ox or 2) decrease the thickness of
the oxide. According to the previous scaling theory, these two
methods should lead to similar results since they result in the
same EOT. However, the numerical results show that changing
the dielectric constant does not affect the I-V significantly
(increase in the on-current by a factor of 1.4), while decreasing
the physical thickness of the oxide does (increase in the on-
current by a factor of 3000). This is a critical finding of the
new scaling theory, i.e. that the main scaling parameter is the
physical thickness of the oxide. This implies that to obtain
better performance in an electrically doped 2D TFET, the
physical thickness of the oxide should be reduced, not just
EOT.
Fig. 1c shows the effect of gate spacing on the on-current
of the WSe2 TFET. Increasing the spacing reduces the on-
current significantly, however, this effect is not as large as the
effect of increasing the oxide thickness. Numerical simulations
therefore identify the physical oxide thickness and the gate
spacing as two critical parameters for electrical doping. This
is essentially due to the presence of fringing fields from the
gates. As long as these fringing fields are strong, the physical
thickness of the oxide matters more than the EOT.
IV. ANALYTIC MODELING
To find an analytic solution of the device potential due to
electrical doping, four assumptions have been made here: 1)
there is no spacing (S = 0) between the gates but the gates
are electrically isolated, 2) the thickness of the 2D material
is neglected compared to the device thickness: tch  Ttot (or
the dielectric constant of the 2D material is close to that of
the oxide), 3) the length of the device is much larger than
its thickness (LCh  Ttot/pi), 4) the mobile charge within
the tunnel junction is small enough to be neglected in the
Poisson equation such that the Laplace equation can be solved
instead [13]. Later on, assumption 1) is relaxed by introducing
an empirical parameter α in the analytic model that captures
the effect of spacing on the scaling length λ. Assumptions 2)
and 3) are justified from the physical structure of 2D material
FETs and their sub-nanometer thicknesses [5]. Assumption 4)
is valid if the magnitude of the mobile charge n is much
smaller than a critical charge n0 (n  n0), which depends
on the magnitude of the second derivatives of the potential
close to the tunnel junction, n0 ≈ |V1−V2|qλ2 . In a typical case,
for λ of 1nm, oxide relative dielectric constant ox of 10, and
a potential difference between the gates (V1−V2) of 1V, n0 is
about 5e20cm−3. The high value of n0 makes assumption
4 valid for most practical situations including graphene. It
is to be noted that the numerical simulations do not make
any of these assumptions. Hence, a comparison between the
two will justify the analytic model. Considering the above
assumptions, the 2D Laplace equation can be solved with the
boundary conditions shown in Fig. 2a to obtain the potential
profile inside the device.
V (x, y) =
∞∑
k=0
Aksin
(
(2k+1)pi
Ttot
y
)
exp
(
− (2k+1)piTtot x
)
+ C (3)
Since the first term of the series (k = 0) in (3) has the largest
magnitude and the smallest slope, it is the limiting factor for
the magnitude of the electric field. Hence, considering this
term only in (3), the potential along the channel (y = Ttot/2)
is given as,
V (x, Ttot2 ) ≈
(VM − V1)exp
(
+ piTtot (x− xM )
)
+ V1 x < xM
(VM − V2)exp
(
− piTtot (x− xM )
)
+ V2 x > xM
(4)
where VM and xM are the potential and the position of the in-
terface between the gates respectively. Using continuity of the
displacement field at (x, y) = (0, Ttot/2), VM ≈ 1V1+2V21+2 ,
for the general asymmetric gating case shown in Fig. 2a with
two different dielectric constants 1 and 2 for the p and n
junctions. For the case of symmtric gating with 1 = 2,
VM = (V1 + V2)/2. Comparing the above solution with a
conventional scaling theory solution exp(−x/λ), the natural
scaling length can be extracted as λ ≈ Ttot/pi, which shows
again that the scaling length depends on the physical oxide
thickness, and not on EOT.
4Fig. 2b depicts the potential profile along the channel
obtained from NEGF simulations and the approximate solution
using (4). The analytical potential profile matches the numer-
ical results very well for different physical oxide thicknesses
which supports the validity of the new scaling length. Fig.
2c shows the conduction band profile of the pn junction
with different asymmetric gating ratios 1/2 = 4, 1, and
1/4 showing excellent agreement again between the analytic
results and NEGF. Notice that reducing or increasing  of
the right gate oxide (2) compared to the left (1) does not
change the electric field significantly. This analytic model is
also applied to other materials such as bilayer graphene and
monolayer WTe2 and verified by comparison with full-band
atomistic simulations.
(a)
(b)
(c)
Fig. 2: a) Domain and boundary conditions of the simplified
problem for the purpose of finding an analytic solution, b)
The potential profile along the channel obtained from atomistic
simulation (red lines) and analytic expressions (blue circles)
for different total physical thicknesses of the device and c)
various 1/2 values. |V1 − V2| equals 2.2V here.
An empirical factor α can be used to capture the effect of
spacing S on the scaling length, as given by
λ ≈ Ttot + αS
pi
(5)
From atomistic simulation results, α is found to be about 1/4,
which implies that Ttot has more impact on the performance
of the device if compared to the spacing S (since α < 1). This
value of α (α = 0.25) is obtained and validated for spacing
distances in the range of 0 to 5nm.
V. CONCLUSION
In this work, a new scaling theory is developed for electri-
cally doped 2D transistors. The predictions of the new theory
differ significantly from those of the old scaling theory, and
are justified by full band atomistic NEGF simulations. The
major players in the performance of electrically doped 2D
transistors are found to be the physical thickness of the oxides
and the spacing distance between the gates. Among the two,
the spacing has less impact by a factor of about 1/4. As a
result, it is critical for electrically doped 2D TFETs to reduce
the physical thickness of oxide and fabricate the gates as close
as possible for high performance applications.
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